Introduction - If you have any usage issues, please Google them yourself
Wavelets have been widely used in many sign al and image processing applications. In this p aper. a new serial-parallel architecture for wavele t-based image compression is introduced. It is based on a 4-tap wavelet transform. which is realized using some FIFO memory module 's implementing a pixel-level pipeline archite cture to compress and decompress images. The're al filter calculation over 4 blocks window is done using a tree of carry save adders to ensure t he high speed processing required for many appl ications. The details of implementing both com pressor decompressor and sub-systems are give n. The primarily analysis reveals that the prop osed architecture, VLSI implemented using current technologies, can process a video stream in real time.
Packet : 89346526design-flow-speeding-up-dsp.rar filelist
小波变换的FPGA实现的文章资料\ design flow for speeding-up dsp applications in heterogeneous reconfigurable systems .pdf
小波变换的FPGA实现的文章资料\Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression .pdf
小波变换的FPGA实现的文章资料\Design of a field programmable gate array-based platform for real-time de-noising of optical imaging signals using wavelet transforms .pdf
小波变换的FPGA实现的文章资料\Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices .pdf
小波变换的FPGA实现的文章资料\FPGA-based lifting wavelet processor for real-time signal detection .pdf
小波变换的FPGA实现的文章资料\Microprocessor-based FPGA implementation of SPIHT image compression subsystems .pdf
小波变换的FPGA实现的文章资料\Real-time 2-D wavelet transform implementation for HDTV compression.pdf
小波变换的FPGA实现的文章资料