Quartus II 5.0 written under a single bus architecture of the CPU design, including controllers, computing devices, such as decoding circuitry. Simulated clock pulse is also given. Has been run through the Quartus II 5.0. Can be addressed to the need to design bus architecture students CPU reference point.

Packet : 23825770mycpu.rar filelist
mycpu\1to8.bdf
mycpu\74393b.bdf
mycpu\74670c.bdf
mycpu\8cpu.bdf
mycpu\8to1.bdf
mycpu\alu.bdf
mycpu\bi74670.bdf
mycpu\cmp_state.ini
mycpu\cpu001.bdf
mycpu\db\add_sub_4pg.tdf
mycpu\db\add_sub_blg.tdf
mycpu\db\altsyncram_3mp.tdf
mycpu\db\altsyncram_9r21.tdf
mycpu\db\altsyncram_abt.tdf
mycpu\db\altsyncram_b311.tdf
mycpu\db\altsyncram_bbt.tdf
mycpu\db\altsyncram_cbt.tdf
mycpu\db\altsyncram_e3q.tdf
mycpu\db\altsyncram_f3q.tdf
mycpu\db\altsyncram_g3q.tdf
mycpu\db\altsyncram_rs21.tdf
mycpu\db\mux_afc.tdf
mycpu\db\mux_obc.tdf
mycpu\db\mycpu.(0).cnf.cdb
mycpu\db\mycpu.(0).cnf.hdb
mycpu\db\mycpu.(1).cnf.cdb
mycpu\db\mycpu.(1).cnf.hdb
mycpu\db\mycpu.(10).cnf.cdb
mycpu\db\mycpu.(10).cnf.hdb
mycpu\db\mycpu.(11).cnf.cdb
mycpu\db\mycpu.(11).cnf.hdb
mycpu\db\mycpu.(12).cnf.cdb
mycpu\db\mycpu.(12).cnf.hdb
mycpu\db\mycpu.(13).cnf.cdb
mycpu\db\mycpu.(13).cnf.hdb
mycpu\db\mycpu.(14).cnf.cdb
mycpu\db\mycpu.(14).cnf.hdb
mycpu\db\mycpu.(15).cnf.cdb
mycpu\db\mycpu.(15).cnf.hdb
mycpu\db\mycpu.(16).cnf.cdb
mycpu\db\mycpu.(16).cnf.hdb
mycpu\db\mycpu.(17).cnf.cdb
mycpu\db\mycpu.(17).cnf.hdb
mycpu\db\mycpu.(18).cnf.cdb
mycpu\db\mycpu.(18).cnf.hdb
mycpu\db\mycpu.(19).cnf.cdb
mycpu\db\mycpu.(19).cnf.hdb
mycpu\db\mycpu.(2).cnf.cdb
mycpu\db\mycpu.(2).cnf.hdb
mycpu\db\mycpu.(20).cnf.cdb
mycpu\db\mycpu.(20).cnf.hdb
mycpu\db\mycpu.(21).cnf.cdb
mycpu\db\mycpu.(21).cnf.hdb
mycpu\db\mycpu.(22).cnf.cdb
mycpu\db\mycpu.(22).cnf.hdb
mycpu\db\mycpu.(23).cnf.cdb
mycpu\db\mycpu.(23).cnf.hdb
mycpu\db\mycpu.(24).cnf.cdb
mycpu\db\mycpu.(24).cnf.hdb
mycpu\db\mycpu.(25).cnf.cdb
mycpu\db\mycpu.(25).cnf.hdb
mycpu\db\mycpu.(26).cnf.cdb
mycpu\db\mycpu.(26).cnf.hdb
mycpu\db\mycpu.(27).cnf.cdb
mycpu\db\mycpu.(27).cnf.hdb
mycpu\db\mycpu.(28).cnf.cdb
mycpu\db\mycpu.(28).cnf.hdb
mycpu\db\mycpu.(29).cnf.cdb
mycpu\db\mycpu.(29).cnf.hdb
mycpu\db\mycpu.(3).cnf.cdb
mycpu\db\mycpu.(3).cnf.hdb
mycpu\db\mycpu.(30).cnf.cdb
mycpu\db\mycpu.(30).cnf.hdb
mycpu\db\mycpu.(32).cnf.cdb
mycpu\db\mycpu.(32).cnf.hdb
mycpu\db\mycpu.(4).cnf.cdb
mycpu\db\mycpu.(4).cnf.hdb
mycpu\db\mycpu.(5).cnf.cdb
mycpu\db\mycpu.(5).cnf.hdb
mycpu\db\mycpu.(6).cnf.cdb
mycpu\db\mycpu.(6).cnf.hdb
mycpu\db\mycpu.(7).cnf.cdb
mycpu\db\mycpu.(7).cnf.hdb
mycpu\db\mycpu.(8).cnf.cdb
mycpu\db\mycpu.(8).cnf.hdb
mycpu\db\mycpu.(9).cnf.cdb
mycpu\db\mycpu.(9).cnf.hdb
mycpu\db\mycpu.asm.qmsg
mycpu\db\mycpu.cbx.xml
mycpu\db\mycpu.cmp.cdb
mycpu\db\mycpu.cmp.hdb
mycpu\db\mycpu.cmp.rdb
mycpu\db\mycpu.cmp.tdb
mycpu\db\mycpu.cmp0.ddb
mycpu\db\mycpu.db_info
mycpu\db\mycpu.eco.cdb
mycpu\db\mycpu.eds_overflow
mycpu\db\mycpu.fit.qmsg
mycpu\db\mycpu.fnsim.cdb
mycpu\db\mycpu.fnsim.hdb
mycpu\db\mycpu.hier_info
mycpu\db\mycpu.hif
mycpu\db\mycpu.map.cdb
mycpu\db\mycpu.map.hdb
mycpu\db\mycpu.map.qmsg
mycpu\db\mycpu.pre_map.cdb
mycpu\db\mycpu.pre_map.hdb
mycpu\db\mycpu.psp
mycpu\db\mycpu.rtlv.hdb
mycpu\db\mycpu.rtlv_sg.cdb
mycpu\db\mycpu.rtlv_sg_swap.cdb
mycpu\db\mycpu.sgdiff.cdb
mycpu\db\mycpu.sgdiff.hdb
mycpu\db\mycpu.signalprobe.cdb
mycpu\db\mycpu.sim.hdb
mycpu\db\mycpu.sim.qmsg
mycpu\db\mycpu.sim.rdb
mycpu\db\mycpu.sim.vwf
mycpu\db\mycpu.sld_design_entry.sci
mycpu\db\mycpu.sld_design_entry_dsc.sci
mycpu\db\mycpu.syn_hier_info
mycpu\db\mycpu.tan.qmsg
mycpu\db\mycpu_cmp.qrpt
mycpu\db\mycpu_sim.qrpt
mycpu\dcf.bdf
mycpu\F_Div.bdf
mycpu\F_Div.bsf
mycpu\f_div.gdf
mycpu\F_Div.vhd
mycpu\lpm_ram_dq0.bsf
mycpu\lpm_ram_dq0.v
mycpu\lpm_ram_dq0_bb.v
mycpu\lpm_rom0.bsf
mycpu\lpm_rom0.v
mycpu\lpm_rom0_bb.v
mycpu\lpm_rom1.bsf
mycpu\lpm_rom1.mif
mycpu\lpm_rom1.v
mycpu\lpm_rom10.bsf
mycpu\lpm_rom10.v
mycpu\lpm_rom10_bb.v
mycpu\lpm_rom11.bsf
mycpu\lpm_rom11.v
mycpu\lpm_rom11_bb.v
mycpu\lpm_rom12.bsf
mycpu\lpm_rom12.v
mycpu\lpm_rom12_bb.v
mycpu\lpm_rom13.bsf
mycpu\lpm_rom13.v
mycpu\lpm_rom13_bb.v
mycpu\lpm_rom14.bsf
mycpu\lpm_rom14.v
mycpu\lpm_rom14_bb.v
mycpu\lpm_rom15.bsf
mycpu\lpm_rom15.v
mycpu\lpm_rom15_bb.v
mycpu\lpm_rom16.bsf
mycpu\lpm_rom16.v
mycpu\lpm_rom16_bb.v
mycpu\lpm_rom17.bsf
mycpu\lpm_rom17.v
mycpu\lpm_rom17_bb.v
mycpu\lpm_rom18.bsf
mycpu\lpm_rom18.v
mycpu\lpm_rom18_bb.v
mycpu\lpm_rom19.bsf
mycpu\lpm_rom19.v
mycpu\lpm_rom19_bb.v
mycpu\lpm_rom1_bb.v
mycpu\lpm_rom2.bsf
mycpu\lpm_rom2.mif
mycpu\lpm_rom2.v
mycpu\lpm_rom2_bb.v
mycpu\lpm_rom3.bsf
mycpu\lpm_rom3.mif
mycpu\lpm_rom3.v
mycpu\lpm_rom3_bb.v
mycpu\lpm_rom4.bsf
mycpu\lpm_rom4.v
mycpu\lpm_rom4_bb.v
mycpu\lpm_rom5.bsf
mycpu\lpm_rom5.v
mycpu\lpm_rom5_bb.v
mycpu\lpm_rom6.bsf
mycpu\lpm_rom6.v
mycpu\lpm_rom6_bb.v
mycpu\lpm_rom7.bsf
mycpu\lpm_rom7.v
mycpu\lpm_rom7_bb.v
mycpu\lpm_rom8.bsf
mycpu\lpm_rom8.v
mycpu\lpm_rom8_bb.v
mycpu\lpm_rom9.bsf
mycpu\lpm_rom9.v
mycpu\lpm_rom9_bb.v
mycpu\mycpu.asm.rpt
mycpu\mycpu.cdf
mycpu\mycpu.done
mycpu\mycpu.fit.eqn
mycpu\mycpu.fit.rpt
mycpu\mycpu.fit.summary
mycpu\mycpu.flow.rpt
mycpu\mycpu.map.eqn
mycpu\mycpu.map.rpt
mycpu\mycpu.map.summary
mycpu\mycpu.pin
mycpu\mycpu.pof
mycpu\mycpu.qpf
mycpu\mycpu.qsf
mycpu\mycpu.qws
mycpu\mycpu.sim.rpt
mycpu\mycpu.sof
mycpu\mycpu.tan.rpt
mycpu\mycpu.tan.summary
mycpu\mycpu_assignment_defaults.qdf
mycpu\pc.bdf
mycpu\ram.mif
mycpu\ram2.mif
mycpu\rom.mif
mycpu\sequence.bdf
mycpu\serv_req_info.txt
mycpu\wave1.vwf
mycpu\wave2.vwf
mycpu\wave3.vwf
mycpu\db
mycpu

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．