Introduction - If you have any usage issues, please Google them yourself
use VHDL to achieve controllable pulse width of a simple process simulation environment Segments-
Packet : 356915pulse_change.rar filelist
pulse_change
pulse_change\pulse.qpf
pulse_change\pulse.qsf
pulse_change\db
pulse_change\db\pulse.sld_design_entry.sci
pulse_change\db\pulse.db_info
pulse_change\db\pulse.map.qmsg
pulse_change\db\pulse.(0).cnf.cdb
pulse_change\db\pulse.sim.vwf
pulse_change\db\pulse.sim.qmsg
pulse_change\db\pulse.(0).cnf.hdb
pulse_change\db\pulse.rtlv_sg_swap.cdb
pulse_change\db\pulse.pre_map.hdb
pulse_change\db\pulse.sgdiff.cdb
pulse_change\db\pulse.sgdiff.hdb
pulse_change\db\pulse.fit.qmsg
pulse_change\db\pulse.project.hdb
pulse_change\db\pulse.cmp.rdb
pulse_change\db\pulse.map.hdb
pulse_change\db\pulse.rtlv_sg.cdb
pulse_change\db\pulse_cmp.qrpt
pulse_change\db\pulse.rtlv.hdb
pulse_change\db\pulse.dat_manager.dat
pulse_change\db\pulse.map.cdb
pulse_change\db\pulse.asm.qmsg
pulse_change\db\pulse.cmp.ddb
pulse_change\db\pulse.tan.qmsg
pulse_change\db\pulse.cmp.cdb
pulse_change\db\pulse.signalprobe.cdb
pulse_change\db\pulse.cmp.hdb
pulse_change\db\pulse.sim.hdb
pulse_change\db\pulse.sim.rdb
pulse_change\db\pulse.sld_design_entry_dsc.sci
pulse_change\db\pulse.cmp.tdb
pulse_change\db\pulse.hif
pulse_change\db\pulse.hier_info
pulse_change\db\pulse.syn_hier_info
pulse_change\db\pulse.icc
pulse_change\db\pulse_sim.qrpt
pulse_change\pulse.qws
pulse_change\cmp_state.ini
pulse_change\pulse.map.rpt
pulse_change\pulse.flow.rpt
pulse_change\pulse.map.summary
pulse_change\pulse.map.eqn
pulse_change\pulse.fit.eqn
pulse_change\pulse.pin
pulse_change\pulse.fit.rpt
pulse_change\pulse.fit.summary
pulse_change\pulse.sof
pulse_change\pulse.pof
pulse_change\pulse.asm.rpt
pulse_change\pulse.tan.summary
pulse_change\pulse.tan.rpt
pulse_change\pulse.done
pulse_change\pulse.vwf
pulse_change\sim.cfg
pulse_change\pulse.sim.rpt
pulse_change\pulse.vhd
pulse_change\Waveform1.vwf