Introduction - If you have any usage issues, please Google them yourself
Xilinx Sparten3E Starter Kit through the verification process, development environment using ISE9.1
Packet : 29782168sparten3epaomadeng.rar filelist
paomadeng2\.lso
paomadeng2\DCM_pao2.v
paomadeng2\DCM_pao2.xaw
paomadeng2\DCM_pao2_arwz.ucf
paomadeng2\DCM_paomadeng.v
paomadeng2\device_usage_statistics.html
paomadeng2\FreDiv10.v
paomadeng2\FreDiv1000.v
paomadeng2\FreDiv1000_summary.html
paomadeng2\isim\temp\hdllib.ref
paomadeng2\isim\temp\hdpdeps.ref
paomadeng2\isim\temp\vlg06\_m_u_x.bin
paomadeng2\isim\temp\vlg2D\glbl.bin
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__clock__divide__by__2\dcm__sp__clock__divide__by__2.h
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__clock__divide__by__2\mingw\dcm__sp__clock__divide__by__2.obj
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__clock__lost\dcm__sp__clock__lost.h
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__clock__lost\mingw\dcm__sp__clock__lost.obj
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__maximum__period__check\dcm__sp__maximum__period__check.h
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__maximum__period__check\mingw\dcm__sp__maximum__period__check.obj
paomadeng2\isim\unisim_ver.auxlib\hdllib.ref
paomadeng2\isim\unisim_ver.auxlib\_b_u_f_g\mingw\_b_u_f_g.obj
paomadeng2\isim\unisim_ver.auxlib\_b_u_f_g\_b_u_f_g.h
paomadeng2\isim\unisim_ver.auxlib\_d_c_m___s_p\mingw\_d_c_m___s_p.obj
paomadeng2\isim\unisim_ver.auxlib\_d_c_m___s_p\_d_c_m___s_p.h
paomadeng2\isim\unisim_ver.auxlib\_i_b_u_f_g\mingw\_i_b_u_f_g.obj
paomadeng2\isim\unisim_ver.auxlib\_i_b_u_f_g\_i_b_u_f_g.h
paomadeng2\isim\work\glbl\glbl.h
paomadeng2\isim\work\glbl\mingw\glbl.obj
paomadeng2\isim\work\hdllib.ref
paomadeng2\isim\work\hdpdeps.ref
paomadeng2\isim\work\latch\latch.h
paomadeng2\isim\work\latch\mingw\latch.obj
paomadeng2\isim\work\paomadeng\mingw\paomadeng.obj
paomadeng2\isim\work\paomadeng\paomadeng.h
paomadeng2\isim\work\patern1\mingw\patern1.obj
paomadeng2\isim\work\patern1\patern1.h
paomadeng2\isim\work\patern2\mingw\patern2.obj
paomadeng2\isim\work\patern2\patern2.h
paomadeng2\isim\work\testbench__latch\mingw\testbench__latch.obj
paomadeng2\isim\work\testbench__latch\testbench__latch.h
paomadeng2\isim\work\testbench__latch\xsimtestbench__latch.cpp
paomadeng2\isim\work\testbench__latch1\mingw\testbench__latch1.obj
paomadeng2\isim\work\testbench__latch1\testbench__latch1.h
paomadeng2\isim\work\testbench__latch1\xsimtestbench__latch1.cpp
paomadeng2\isim\work\testbench__mux\mingw\testbench__mux.obj
paomadeng2\isim\work\testbench__mux\testbench__mux.h
paomadeng2\isim\work\testbench__mux\xsimtestbench__mux.cpp
paomadeng2\isim\work\testbench__mux2\mingw\testbench__mux2.obj
paomadeng2\isim\work\testbench__mux2\testbench__mux2.h
paomadeng2\isim\work\testbench__mux2\xsimtestbench__mux2.cpp
paomadeng2\isim\work\testbench__paoma3\mingw\testbench__paoma3.obj
paomadeng2\isim\work\testbench__paoma3\testbench__paoma3.h
paomadeng2\isim\work\testbench__paoma3\xsimtestbench__paoma3.cpp
paomadeng2\isim\work\testbench__paomadeng1\mingw\testbench__paomadeng1.obj
paomadeng2\isim\work\testbench__paomadeng1\testbench__paomadeng1.h
paomadeng2\isim\work\testbench__paomadeng1\xsimtestbench__paomadeng1.cpp
paomadeng2\isim\work\testbench__patern1\mingw\testbench__patern1.obj
paomadeng2\isim\work\testbench__patern1\testbench__patern1.h
paomadeng2\isim\work\testbench__patern1\xsimtestbench__patern1.cpp
paomadeng2\isim\work\testbench__patern2\mingw\testbench__patern2.obj
paomadeng2\isim\work\testbench__patern2\testbench__patern2.h
paomadeng2\isim\work\testbench__patern2\xsimtestbench__patern2.cpp
paomadeng2\isim\work\vlg03\patern1.bin
paomadeng2\isim\work\vlg04\paomadeng.bin
paomadeng2\isim\work\vlg04\patern2.bin
paomadeng2\isim\work\vlg06\_m_u_x.bin
paomadeng2\isim\work\vlg08\testbench__latch1.bin
paomadeng2\isim\work\vlg22\testbench__patern1.bin
paomadeng2\isim\work\vlg23\testbench__patern2.bin
paomadeng2\isim\work\vlg2B\testbench__latch.bin
paomadeng2\isim\work\vlg2D\glbl.bin
paomadeng2\isim\work\vlg2D\_fre_div10.bin
paomadeng2\isim\work\vlg34\latch.bin
paomadeng2\isim\work\vlg35\_d_c_m__pao2.bin
paomadeng2\isim\work\vlg44\testbench__paoma3.bin
paomadeng2\isim\work\vlg68\testbench__paomadeng1.bin
paomadeng2\isim\work\vlg75\testbench__mux.bin
paomadeng2\isim\work\vlg7B\testbench__mux2.bin
paomadeng2\isim\work\_d_c_m__pao2\mingw\_d_c_m__pao2.obj
paomadeng2\isim\work\_d_c_m__pao2\_d_c_m__pao2.h
paomadeng2\isim\work\_fre_div10\mingw\_fre_div10.obj
paomadeng2\isim\work\_fre_div10\_fre_div10.h
paomadeng2\isim\work\_m_u_x\mingw\_m_u_x.obj
paomadeng2\isim\work\_m_u_x\_m_u_x.h
paomadeng2\isim.cmd
paomadeng2\isim.hdlsourcefiles
paomadeng2\isim.log
paomadeng2\isim.tmp_save\_1
paomadeng2\isimwavedata.xwv
paomadeng2\latch.tfi
paomadeng2\latch.v
paomadeng2\MUX.tfi
paomadeng2\MUX.v
paomadeng2\MUX_stx.prj
paomadeng2\paomadeng.bgn
paomadeng2\paomadeng.bit
paomadeng2\paomadeng.bld
paomadeng2\paomadeng.cmd_log
paomadeng2\paomadeng.drc
paomadeng2\paomadeng.lfp
paomadeng2\paomadeng.lso
paomadeng2\paomadeng.ncd
paomadeng2\paomadeng.ngc
paomadeng2\paomadeng.ngd
paomadeng2\paomadeng.ngr
paomadeng2\paomadeng.pad
paomadeng2\paomadeng.par
paomadeng2\paomadeng.pcf
paomadeng2\paomadeng.prj
paomadeng2\paomadeng.spl
paomadeng2\paomadeng.stx
paomadeng2\paomadeng.sym
paomadeng2\paomadeng.syr
paomadeng2\paomadeng.twr
paomadeng2\paomadeng.twx
paomadeng2\paomadeng.ucf
paomadeng2\paomadeng.unroutes
paomadeng2\paomadeng.ut
paomadeng2\paomadeng.v
paomadeng2\paomadeng.xpi
paomadeng2\paomadeng.xst
paomadeng2\paomadeng2.ise
paomadeng2\paomadeng2.ise_ISE_Backup
paomadeng2\paomadeng2.ntrc_log
paomadeng2\paomadeng_guide.ncd
paomadeng2\paomadeng_map.map
paomadeng2\paomadeng_map.mrp
paomadeng2\paomadeng_map.ncd
paomadeng2\paomadeng_map.ngm
paomadeng2\paomadeng_pad.csv
paomadeng2\paomadeng_pad.txt
paomadeng2\paomadeng_prev_built.ngd
paomadeng2\paomadeng_summary.html
paomadeng2\paomadeng_summary.xml
paomadeng2\paomadeng_usage.xml
paomadeng2\patern1.prj
paomadeng2\patern1.stx
paomadeng2\patern1.v
paomadeng2\patern1.xst
paomadeng2\patern2.v
paomadeng2\testbench_latch.ant
paomadeng2\testbench_latch.jhd
paomadeng2\testbench_latch.tbw
paomadeng2\testbench_latch.tfw
paomadeng2\testbench_latch.xwv
paomadeng2\testbench_latch.xwv_bak
paomadeng2\testbench_latch1.ant
paomadeng2\testbench_latch1.jhd
paomadeng2\testbench_latch1.tbw
paomadeng2\testbench_latch1.tfw
paomadeng2\testbench_latch1.xwv
paomadeng2\testbench_latch1.xwv_bak
paomadeng2\testbench_latch1_beh.prj
paomadeng2\testbench_latch1_bencher.prj
paomadeng2\testbench_latch1_isim_beh.exe
paomadeng2\testbench_latch_beh.prj
paomadeng2\testbench_latch_bencher.prj
paomadeng2\testbench_latch_isim_beh.exe
paomadeng2\testbench_mux.ant
paomadeng2\testbench_mux.jhd
paomadeng2\testbench_mux.tbw
paomadeng2\testbench_mux.tfw
paomadeng2\testbench_mux.xwv
paomadeng2\testbench_mux.xwv_bak
paomadeng2\testbench_mux2.ant
paomadeng2\testbench_mux2.jhd
paomadeng2\testbench_mux2.tbw
paomadeng2\testbench_mux2.xwv
paomadeng2\testbench_mux2.xwv_bak
paomadeng2\testbench_mux2_beh.prj
paomadeng2\testbench_mux2_isim_beh.exe
paomadeng2\testbench_mux_beh.prj
paomadeng2\testbench_mux_bencher.prj
paomadeng2\testbench_mux_isim_beh.exe
paomadeng2\testbench_paoma3.ant
paomadeng2\testbench_paoma3.jhd
paomadeng2\testbench_paoma3.tbw
paomadeng2\testbench_paoma3.tfw
paomadeng2\testbench_paoma3.xwv
paomadeng2\testbench_paoma3.xwv_bak
paomadeng2\testbench_paoma3_beh.prj
paomadeng2\testbench_paoma3_isim_beh.exe
paomadeng2\testbench_paomadeng1.ant
paomadeng2\testbench_paomadeng1.jhd
paomadeng2\testbench_paomadeng1.tbw
paomadeng2\testbench_paomadeng1.tfw
paomadeng2\testbench_paomadeng1.xwv
paomadeng2\testbench_paomadeng1.xwv_bak
paomadeng2\testbench_paomadeng1_beh.prj
paomadeng2\testbench_paomadeng1_bencher.prj
paomadeng2\testbench_paomadeng1_isim_beh.exe
paomadeng2\testbench_patern1.ant
paomadeng2\testbench_patern1.jhd
paomadeng2\testbench_patern1.tbw
paomadeng2\testbench_patern1.xwv
paomadeng2\testbench_patern1.xwv_bak
paomadeng2\testbench_patern1_beh.prj
paomadeng2\testbench_patern1_bencher.prj
paomadeng2\testbench_patern1_isim_beh.exe
paomadeng2\testbench_patern2.ant
paomadeng2\testbench_patern2.jhd
paomadeng2\testbench_patern2.tbw
paomadeng2\testbench_patern2.xwv
paomadeng2\testbench_patern2.xwv_bak
paomadeng2\testbench_patern2_beh.prj
paomadeng2\testbench_patern2_bencher.prj
paomadeng2\testbench_patern2_isim_beh.exe
paomadeng2\xaw2verilog.log
paomadeng2\xilinxsim.ini
paomadeng2\xst\dump.xst\paomadeng.prj\ntrc.scr
paomadeng2\xst\work\hdllib.ref
paomadeng2\xst\work\vlg03\patern1.bin
paomadeng2\xst\work\vlg04\paomadeng.bin
paomadeng2\xst\work\vlg04\patern2.bin
paomadeng2\xst\work\vlg05\_fre_div1000.bin
paomadeng2\xst\work\vlg06\_m_u_x.bin
paomadeng2\xst\work\vlg2D\_fre_div10.bin
paomadeng2\xst\work\vlg34\latch.bin
paomadeng2\xst\work\vlg35\_d_c_m__pao2.bin
paomadeng2\_impact.cmd
paomadeng2\_impact.log
paomadeng2\_ngo\netlist.lst
paomadeng2\_pace.ucf
paomadeng2\_xmsgs\bitgen.xmsgs
paomadeng2\_xmsgs\fuse.xmsgs
paomadeng2\_xmsgs\map.xmsgs
paomadeng2\_xmsgs\ngdbuild.xmsgs
paomadeng2\_xmsgs\par.xmsgs
paomadeng2\_xmsgs\trce.xmsgs
paomadeng2\_xmsgs\xst.xmsgs
paomadeng2\__ISE_repository_paomadeng2.ise_.lock
paomadeng2\xst\dump.xst\paomadeng.prj\ngx\notopt
paomadeng2\xst\dump.xst\paomadeng.prj\ngx\opt
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__clock__divide__by__2\mingw
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__clock__lost\mingw
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__maximum__period__check\mingw
paomadeng2\isim\unisim_ver.auxlib\_b_u_f_g\mingw
paomadeng2\isim\unisim_ver.auxlib\_d_c_m___s_p\mingw
paomadeng2\isim\unisim_ver.auxlib\_i_b_u_f_g\mingw
paomadeng2\isim\work\glbl\mingw
paomadeng2\isim\work\latch\mingw
paomadeng2\isim\work\paomadeng\mingw
paomadeng2\isim\work\patern1\mingw
paomadeng2\isim\work\patern2\mingw
paomadeng2\isim\work\testbench__latch\mingw
paomadeng2\isim\work\testbench__latch1\mingw
paomadeng2\isim\work\testbench__mux\mingw
paomadeng2\isim\work\testbench__mux2\mingw
paomadeng2\isim\work\testbench__paoma3\mingw
paomadeng2\isim\work\testbench__paomadeng1\mingw
paomadeng2\isim\work\testbench__patern1\mingw
paomadeng2\isim\work\testbench__patern2\mingw
paomadeng2\isim\work\_d_c_m__pao2\mingw
paomadeng2\isim\work\_fre_div10\mingw
paomadeng2\isim\work\_m_u_x\mingw
paomadeng2\xst\dump.xst\paomadeng.prj\ngx
paomadeng2\isim\temp\vlg06
paomadeng2\isim\temp\vlg2D
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__clock__divide__by__2
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__clock__lost
paomadeng2\isim\unisim_ver.auxlib\dcm__sp__maximum__period__check
paomadeng2\isim\unisim_ver.auxlib\_b_u_f_g
paomadeng2\isim\unisim_ver.auxlib\_d_c_m___s_p
paomadeng2\isim\unisim_ver.auxlib\_i_b_u_f_g
paomadeng2\isim\work\glbl
paomadeng2\isim\work\latch
paomadeng2\isim\work\paomadeng
paomadeng2\isim\work\patern1
paomadeng2\isim\work\patern2
paomadeng2\isim\work\testbench__latch
paomadeng2\isim\work\testbench__latch1
paomadeng2\isim\work\testbench__mux
paomadeng2\isim\work\testbench__mux2
paomadeng2\isim\work\testbench__paoma3
paomadeng2\isim\work\testbench__paomadeng1
paomadeng2\isim\work\testbench__patern1
paomadeng2\isim\work\testbench__patern2
paomadeng2\isim\work\vlg03
paomadeng2\isim\work\vlg04
paomadeng2\isim\work\vlg06
paomadeng2\isim\work\vlg08
paomadeng2\isim\work\vlg22
paomadeng2\isim\work\vlg23
paomadeng2\isim\work\vlg2B
paomadeng2\isim\work\vlg2D
paomadeng2\isim\work\vlg34
paomadeng2\isim\work\vlg35
paomadeng2\isim\work\vlg44
paomadeng2\isim\work\vlg68
paomadeng2\isim\work\vlg75
paomadeng2\isim\work\vlg7B
paomadeng2\isim\work\_d_c_m__pao2
paomadeng2\isim\work\_fre_div10
paomadeng2\isim\work\_m_u_x
paomadeng2\xst\dump.xst\paomadeng.prj
paomadeng2\xst\work\vlg03
paomadeng2\xst\work\vlg04
paomadeng2\xst\work\vlg05
paomadeng2\xst\work\vlg06
paomadeng2\xst\work\vlg2D
paomadeng2\xst\work\vlg34
paomadeng2\xst\work\vlg35
paomadeng2\isim\temp
paomadeng2\isim\unisim_ver.auxlib
paomadeng2\isim\work
paomadeng2\xst\dump.xst
paomadeng2\xst\projnav.tmp
paomadeng2\xst\work
paomadeng2\isim
paomadeng2\isim.tmp_save
paomadeng2\xst
paomadeng2\_ngo
paomadeng2\_xmsgs
paomadeng2