Introduction - If you have any usage issues, please Google them yourself
16 × 4bit the FIFO design, VHDL language series that can come out in the ISE on the simulation results.
Packet : 3573859116×4bitfifo.rar filelist
16×4bit的FIFO设计\新建 Microsoft Word 文档.doc
16×4bit的FIFO设计