VHDL Digital System Design full adder, 10 hexadeci

VHDL

Favorite Report
Category : Other resource
Tags :
Update : 2008-10-13
Size : 880.64kb
Downloaded ：0次
Author ：李帆
About ：李帆
PS : If download it fails, try it again. Download again for free!
Download 1 (880.64kb)
Introduction - If you have any usage issues, please Google them yourself
Reedit
Digital System Design full adder, 10 hexadecimal counter ,2-4 decoder, Moore state machine ,2-1 MUX source code
Packet file list
(Preview for download)
Packet : 21840276vhdl.rar filelist
VHDL\ALLPLUS\ALLPLUS.asm.rpt
VHDL\ALLPLUS\ALLPLUS.done
VHDL\ALLPLUS\ALLPLUS.fit.rpt
VHDL\ALLPLUS\ALLPLUS.fit.smsg
VHDL\ALLPLUS\ALLPLUS.fit.summary
VHDL\ALLPLUS\ALLPLUS.flow.rpt
VHDL\ALLPLUS\ALLPLUS.map.rpt
VHDL\ALLPLUS\ALLPLUS.map.summary
VHDL\ALLPLUS\ALLPLUS.pin
VHDL\ALLPLUS\ALLPLUS.pof
VHDL\ALLPLUS\ALLPLUS.qpf
VHDL\ALLPLUS\ALLPLUS.qsf
VHDL\ALLPLUS\ALLPLUS.qws
VHDL\ALLPLUS\ALLPLUS.sim.rpt
VHDL\ALLPLUS\ALLPLUS.sof
VHDL\ALLPLUS\ALLPLUS.tan.rpt
VHDL\ALLPLUS\ALLPLUS.tan.summary
VHDL\ALLPLUS\ALLPLUS.vhd
VHDL\ALLPLUS\ALLPLUS.vwf
VHDL\ALLPLUS\db\ALLPLUS.(0).cnf.cdb
VHDL\ALLPLUS\db\ALLPLUS.(0).cnf.hdb
VHDL\ALLPLUS\db\ALLPLUS.asm.qmsg
VHDL\ALLPLUS\db\ALLPLUS.cbx.xml
VHDL\ALLPLUS\db\ALLPLUS.cmp.cdb
VHDL\ALLPLUS\db\ALLPLUS.cmp.hdb
VHDL\ALLPLUS\db\ALLPLUS.cmp.kpt
VHDL\ALLPLUS\db\ALLPLUS.cmp.logdb
VHDL\ALLPLUS\db\ALLPLUS.cmp.rdb
VHDL\ALLPLUS\db\ALLPLUS.cmp.tdb
VHDL\ALLPLUS\db\ALLPLUS.cmp0.ddb
VHDL\ALLPLUS\db\ALLPLUS.dbp
VHDL\ALLPLUS\db\ALLPLUS.db_info
VHDL\ALLPLUS\db\ALLPLUS.eco.cdb
VHDL\ALLPLUS\db\ALLPLUS.eds_overflow
VHDL\ALLPLUS\db\ALLPLUS.fit.qmsg
VHDL\ALLPLUS\db\ALLPLUS.fnsim.cdb
VHDL\ALLPLUS\db\ALLPLUS.fnsim.hdb
VHDL\ALLPLUS\db\ALLPLUS.fnsim.qmsg
VHDL\ALLPLUS\db\ALLPLUS.hier_info
VHDL\ALLPLUS\db\ALLPLUS.hif
VHDL\ALLPLUS\db\ALLPLUS.map.cdb
VHDL\ALLPLUS\db\ALLPLUS.map.hdb
VHDL\ALLPLUS\db\ALLPLUS.map.logdb
VHDL\ALLPLUS\db\ALLPLUS.map.qmsg
VHDL\ALLPLUS\db\ALLPLUS.pre_map.cdb
VHDL\ALLPLUS\db\ALLPLUS.pre_map.hdb
VHDL\ALLPLUS\db\ALLPLUS.psp
VHDL\ALLPLUS\db\ALLPLUS.rtlv.hdb
VHDL\ALLPLUS\db\ALLPLUS.rtlv_sg.cdb
VHDL\ALLPLUS\db\ALLPLUS.rtlv_sg_swap.cdb
VHDL\ALLPLUS\db\ALLPLUS.sgdiff.cdb
VHDL\ALLPLUS\db\ALLPLUS.sgdiff.hdb
VHDL\ALLPLUS\db\ALLPLUS.signalprobe.cdb
VHDL\ALLPLUS\db\ALLPLUS.sim.hdb
VHDL\ALLPLUS\db\ALLPLUS.sim.qmsg
VHDL\ALLPLUS\db\ALLPLUS.sim.rdb
VHDL\ALLPLUS\db\ALLPLUS.sim.vwf
VHDL\ALLPLUS\db\ALLPLUS.sld_design_entry.sci
VHDL\ALLPLUS\db\ALLPLUS.sld_design_entry_dsc.sci
VHDL\ALLPLUS\db\ALLPLUS.syn_hier_info
VHDL\ALLPLUS\db\ALLPLUS.tan.qmsg
VHDL\ALLPLUS\db\wed.zsf
VHDL\ALLPLUS\db
VHDL\ALLPLUS\Waveform1.vwf
VHDL\ALLPLUS
VHDL\count10\count10.asm.rpt
VHDL\count10\count10.bdf
VHDL\count10\count10.done
VHDL\count10\count10.fit.rpt
VHDL\count10\count10.fit.smsg
VHDL\count10\count10.fit.summary
VHDL\count10\count10.flow.rpt
VHDL\count10\count10.map.rpt
VHDL\count10\count10.map.summary
VHDL\count10\count10.pin
VHDL\count10\count10.pof
VHDL\count10\count10.qpf
VHDL\count10\count10.qsf
VHDL\count10\count10.qws
VHDL\count10\count10.sim.rpt
VHDL\count10\count10.sof
VHDL\count10\count10.tan.rpt
VHDL\count10\count10.tan.summary
VHDL\count10\count10.vwf
VHDL\count10\db\count10.(0).cnf.cdb
VHDL\count10\db\count10.(0).cnf.hdb
VHDL\count10\db\count10.asm.qmsg
VHDL\count10\db\count10.cbx.xml
VHDL\count10\db\count10.cmp.cdb
VHDL\count10\db\count10.cmp.hdb
VHDL\count10\db\count10.cmp.kpt
VHDL\count10\db\count10.cmp.logdb
VHDL\count10\db\count10.cmp.rdb
VHDL\count10\db\count10.cmp.tdb
VHDL\count10\db\count10.cmp0.ddb
VHDL\count10\db\count10.dbp
VHDL\count10\db\count10.db_info
VHDL\count10\db\count10.eco.cdb
VHDL\count10\db\count10.eds_overflow
VHDL\count10\db\count10.fit.qmsg
VHDL\count10\db\count10.fnsim.cdb
VHDL\count10\db\count10.fnsim.hdb
VHDL\count10\db\count10.fnsim.qmsg
VHDL\count10\db\count10.hier_info
VHDL\count10\db\count10.hif
VHDL\count10\db\count10.map.cdb
VHDL\count10\db\count10.map.hdb
VHDL\count10\db\count10.map.logdb
VHDL\count10\db\count10.map.qmsg
VHDL\count10\db\count10.pre_map.cdb
VHDL\count10\db\count10.pre_map.hdb
VHDL\count10\db\count10.psp
VHDL\count10\db\count10.rtlv.hdb
VHDL\count10\db\count10.rtlv_sg.cdb
VHDL\count10\db\count10.rtlv_sg_swap.cdb
VHDL\count10\db\count10.sgdiff.cdb
VHDL\count10\db\count10.sgdiff.hdb
VHDL\count10\db\count10.signalprobe.cdb
VHDL\count10\db\count10.sim.hdb
VHDL\count10\db\count10.sim.qmsg
VHDL\count10\db\count10.sim.rdb
VHDL\count10\db\count10.sim.vwf
VHDL\count10\db\count10.sld_design_entry.sci
VHDL\count10\db\count10.sld_design_entry_dsc.sci
VHDL\count10\db\count10.syn_hier_info
VHDL\count10\db\count10.tan.qmsg
VHDL\count10\db\wed.zsf
VHDL\count10\db
VHDL\count10
VHDL\count_10\count_10.asm.rpt
VHDL\count_10\count_10.done
VHDL\count_10\count_10.fit.rpt
VHDL\count_10\count_10.fit.smsg
VHDL\count_10\count_10.fit.summary
VHDL\count_10\count_10.flow.rpt
VHDL\count_10\count_10.map.rpt
VHDL\count_10\count_10.map.summary
VHDL\count_10\count_10.pin
VHDL\count_10\count_10.pof
VHDL\count_10\count_10.qpf
VHDL\count_10\count_10.qsf
VHDL\count_10\count_10.qws
VHDL\count_10\count_10.sim.rpt
VHDL\count_10\count_10.sof
VHDL\count_10\count_10.tan.rpt
VHDL\count_10\count_10.tan.summary
VHDL\count_10\count_10.vhd
VHDL\count_10\count_10.vwf
VHDL\count_10\db\add_sub_1sh.tdf
VHDL\count_10\db\count_10.(0).cnf.cdb
VHDL\count_10\db\count_10.(0).cnf.hdb
VHDL\count_10\db\count_10.asm.qmsg
VHDL\count_10\db\count_10.cbx.xml
VHDL\count_10\db\count_10.cmp.cdb
VHDL\count_10\db\count_10.cmp.hdb
VHDL\count_10\db\count_10.cmp.kpt
VHDL\count_10\db\count_10.cmp.logdb
VHDL\count_10\db\count_10.cmp.rdb
VHDL\count_10\db\count_10.cmp.tdb
VHDL\count_10\db\count_10.cmp0.ddb
VHDL\count_10\db\count_10.dbp
VHDL\count_10\db\count_10.db_info
VHDL\count_10\db\count_10.eco.cdb
VHDL\count_10\db\count_10.eds_overflow
VHDL\count_10\db\count_10.fit.qmsg
VHDL\count_10\db\count_10.fnsim.cdb
VHDL\count_10\db\count_10.fnsim.hdb
VHDL\count_10\db\count_10.fnsim.qmsg
VHDL\count_10\db\count_10.hier_info
VHDL\count_10\db\count_10.hif
VHDL\count_10\db\count_10.map.cdb
VHDL\count_10\db\count_10.map.hdb
VHDL\count_10\db\count_10.map.logdb
VHDL\count_10\db\count_10.map.qmsg
VHDL\count_10\db\count_10.pre_map.cdb
VHDL\count_10\db\count_10.pre_map.hdb
VHDL\count_10\db\count_10.psp
VHDL\count_10\db\count_10.rtlv.hdb
VHDL\count_10\db\count_10.rtlv_sg.cdb
VHDL\count_10\db\count_10.rtlv_sg_swap.cdb
VHDL\count_10\db\count_10.sgdiff.cdb
VHDL\count_10\db\count_10.sgdiff.hdb
VHDL\count_10\db\count_10.signalprobe.cdb
VHDL\count_10\db\count_10.sim.hdb
VHDL\count_10\db\count_10.sim.qmsg
VHDL\count_10\db\count_10.sim.rdb
VHDL\count_10\db\count_10.sim.vwf
VHDL\count_10\db\count_10.sld_design_entry.sci
VHDL\count_10\db\count_10.sld_design_entry_dsc.sci
VHDL\count_10\db\count_10.syn_hier_info
VHDL\count_10\db\count_10.tan.qmsg
VHDL\count_10\db\wed.zsf
VHDL\count_10\db
VHDL\count_10
VHDL\decoder2_4\db\decoder2_4.(0).cnf.cdb
VHDL\decoder2_4\db\decoder2_4.(0).cnf.hdb
VHDL\decoder2_4\db\decoder2_4.asm.qmsg
VHDL\decoder2_4\db\decoder2_4.cbx.xml
VHDL\decoder2_4\db\decoder2_4.cmp.cdb
VHDL\decoder2_4\db\decoder2_4.cmp.hdb
VHDL\decoder2_4\db\decoder2_4.cmp.kpt
VHDL\decoder2_4\db\decoder2_4.cmp.logdb
VHDL\decoder2_4\db\decoder2_4.cmp.rdb
VHDL\decoder2_4\db\decoder2_4.cmp.tdb
VHDL\decoder2_4\db\decoder2_4.cmp0.ddb
VHDL\decoder2_4\db\decoder2_4.dbp
VHDL\decoder2_4\db\decoder2_4.db_info
VHDL\decoder2_4\db\decoder2_4.eco.cdb
VHDL\decoder2_4\db\decoder2_4.eds_overflow
VHDL\decoder2_4\db\decoder2_4.fit.qmsg
VHDL\decoder2_4\db\decoder2_4.fnsim.cdb
VHDL\decoder2_4\db\decoder2_4.fnsim.hdb
VHDL\decoder2_4\db\decoder2_4.fnsim.qmsg
VHDL\decoder2_4\db\decoder2_4.hier_info
VHDL\decoder2_4\db\decoder2_4.hif
VHDL\decoder2_4\db\decoder2_4.map.cdb
VHDL\decoder2_4\db\decoder2_4.map.hdb
VHDL\decoder2_4\db\decoder2_4.map.logdb
VHDL\decoder2_4\db\decoder2_4.map.qmsg
VHDL\decoder2_4\db\decoder2_4.pre_map.cdb
VHDL\decoder2_4\db\decoder2_4.pre_map.hdb
VHDL\decoder2_4\db\decoder2_4.psp
VHDL\decoder2_4\db\decoder2_4.rtlv.hdb
VHDL\decoder2_4\db\decoder2_4.rtlv_sg.cdb
VHDL\decoder2_4\db\decoder2_4.rtlv_sg_swap.cdb
VHDL\decoder2_4\db\decoder2_4.sgdiff.cdb
VHDL\decoder2_4\db\decoder2_4.sgdiff.hdb
VHDL\decoder2_4\db\decoder2_4.signalprobe.cdb
VHDL\decoder2_4\db\decoder2_4.sim.hdb
VHDL\decoder2_4\db\decoder2_4.sim.qmsg
VHDL\decoder2_4\db\decoder2_4.sim.rdb
VHDL\decoder2_4\db\decoder2_4.sim.vwf
VHDL\decoder2_4\db\decoder2_4.sld_design_entry.sci
VHDL\decoder2_4\db\decoder2_4.sld_design_entry_dsc.sci
VHDL\decoder2_4\db\decoder2_4.syn_hier_info
VHDL\decoder2_4\db\decoder2_4.tan.qmsg
VHDL\decoder2_4\db\mux_gdc.tdf
VHDL\decoder2_4\db\wed.zsf
VHDL\decoder2_4\db
VHDL\decoder2_4\decoder2_4.asm.rpt
VHDL\decoder2_4\decoder2_4.done
VHDL\decoder2_4\decoder2_4.fit.rpt
VHDL\decoder2_4\decoder2_4.fit.smsg
VHDL\decoder2_4\decoder2_4.fit.summary
VHDL\decoder2_4\decoder2_4.flow.rpt
VHDL\decoder2_4\decoder2_4.map.rpt
VHDL\decoder2_4\decoder2_4.map.summary
VHDL\decoder2_4\decoder2_4.pin
VHDL\decoder2_4\decoder2_4.pof
VHDL\decoder2_4\decoder2_4.qpf
VHDL\decoder2_4\decoder2_4.qsf
VHDL\decoder2_4\decoder2_4.qws
VHDL\decoder2_4\decoder2_4.sim.rpt
VHDL\decoder2_4\decoder2_4.sof
VHDL\decoder2_4\decoder2_4.tan.rpt
VHDL\decoder2_4\decoder2_4.tan.summary
VHDL\decoder2_4\decoder2_4.vhd
VHDL\decoder2_4\decoder2_4.vwf
VHDL\decoder2_4
VHDL\Moore\db\Moore.(0).cnf.cdb
VHDL\Moore\db\Moore.(0).cnf.hdb
VHDL\Moore\db\Moore.asm.qmsg
VHDL\Moore\db\Moore.cbx.xml
VHDL\Moore\db\Moore.cmp.cdb
VHDL\Moore\db\Moore.cmp.hdb
VHDL\Moore\db\Moore.cmp.kpt
VHDL\Moore\db\Moore.cmp.logdb
VHDL\Moore\db\Moore.cmp.rdb
VHDL\Moore\db\Moore.cmp.tdb
VHDL\Moore\db\Moore.cmp0.ddb
VHDL\Moore\db\Moore.dbp
VHDL\Moore\db\Moore.db_info
VHDL\Moore\db\Moore.eco.cdb
VHDL\Moore\db\Moore.eds_overflow
VHDL\Moore\db\Moore.fit.qmsg
VHDL\Moore\db\Moore.fnsim.cdb
VHDL\Moore\db\Moore.fnsim.hdb
VHDL\Moore\db\Moore.fnsim.qmsg
VHDL\Moore\db\Moore.hier_info
VHDL\Moore\db\Moore.hif
VHDL\Moore\db\Moore.map.cdb
VHDL\Moore\db\Moore.map.hdb
VHDL\Moore\db\Moore.map.logdb
VHDL\Moore\db\Moore.map.qmsg
VHDL\Moore\db\Moore.pre_map.cdb
VHDL\Moore\db\Moore.pre_map.hdb
VHDL\Moore\db\Moore.psp
VHDL\Moore\db\Moore.rtlv.hdb
VHDL\Moore\db\Moore.rtlv_sg.cdb
VHDL\Moore\db\Moore.rtlv_sg_swap.cdb
VHDL\Moore\db\Moore.sgdiff.cdb
VHDL\Moore\db\Moore.sgdiff.hdb
VHDL\Moore\db\Moore.signalprobe.cdb
VHDL\Moore\db\Moore.sim.hdb
VHDL\Moore\db\Moore.sim.qmsg
VHDL\Moore\db\Moore.sim.rdb
VHDL\Moore\db\Moore.sim.vwf
VHDL\Moore\db\Moore.sld_design_entry.sci
VHDL\Moore\db\Moore.sld_design_entry_dsc.sci
VHDL\Moore\db\Moore.syn_hier_info
VHDL\Moore\db\Moore.tan.qmsg
VHDL\Moore\db\mux_ecc.tdf
VHDL\Moore\db\wed.zsf
VHDL\Moore\db
VHDL\Moore\Moore.asm.rpt
VHDL\Moore\Moore.done
VHDL\Moore\Moore.fit.rpt
VHDL\Moore\Moore.fit.smsg
VHDL\Moore\Moore.fit.summary
VHDL\Moore\Moore.flow.rpt
VHDL\Moore\Moore.map.rpt
VHDL\Moore\Moore.map.summary
VHDL\Moore\Moore.pin
VHDL\Moore\Moore.pof
VHDL\Moore\Moore.qpf
VHDL\Moore\Moore.qsf
VHDL\Moore\Moore.qws
VHDL\Moore\Moore.sim.rpt
VHDL\Moore\Moore.sof
VHDL\Moore\Moore.tan.rpt
VHDL\Moore\Moore.tan.summary
VHDL\Moore\Moore.vhd
VHDL\Moore\Moore.vwf
VHDL\Moore
VHDL\mux2to1\Block1.bdf
VHDL\mux2to1\db\mux2to1.(0).cnf.cdb
VHDL\mux2to1\db\mux2to1.(0).cnf.hdb
VHDL\mux2to1\db\mux2to1.(1).cnf.cdb
VHDL\mux2to1\db\mux2to1.(1).cnf.hdb
VHDL\mux2to1\db\mux2to1.asm.qmsg
VHDL\mux2to1\db\mux2to1.asm_labs.ddb
VHDL\mux2to1\db\mux2to1.cbx.xml
VHDL\mux2to1\db\mux2to1.cmp.cdb
VHDL\mux2to1\db\mux2to1.cmp.hdb
VHDL\mux2to1\db\mux2to1.cmp.kpt
VHDL\mux2to1\db\mux2to1.cmp.logdb
VHDL\mux2to1\db\mux2to1.cmp.rdb
VHDL\mux2to1\db\mux2to1.cmp.tdb
VHDL\mux2to1\db\mux2to1.cmp0.ddb
VHDL\mux2to1\db\mux2to1.dbp
VHDL\mux2to1\db\mux2to1.db_info
VHDL\mux2to1\db\mux2to1.eco.cdb
VHDL\mux2to1\db\mux2to1.eds_overflow
VHDL\mux2to1\db\mux2to1.fit.qmsg
VHDL\mux2to1\db\mux2to1.hier_info
VHDL\mux2to1\db\mux2to1.hif
VHDL\mux2to1\db\mux2to1.map.cdb
VHDL\mux2to1\db\mux2to1.map.hdb
VHDL\mux2to1\db\mux2to1.map.logdb
VHDL\mux2to1\db\mux2to1.map.qmsg
VHDL\mux2to1\db\mux2to1.pre_map.cdb
VHDL\mux2to1\db\mux2to1.pre_map.hdb
VHDL\mux2to1\db\mux2to1.psp
VHDL\mux2to1\db\mux2to1.rtlv.hdb
VHDL\mux2to1\db\mux2to1.rtlv_sg.cdb
VHDL\mux2to1\db\mux2to1.rtlv_sg_swap.cdb
VHDL\mux2to1\db\mux2to1.sgdiff.cdb
VHDL\mux2to1\db\mux2to1.sgdiff.hdb
VHDL\mux2to1\db\mux2to1.signalprobe.cdb
VHDL\mux2to1\db\mux2to1.sim.hdb
VHDL\mux2to1\db\mux2to1.sim.qmsg
VHDL\mux2to1\db\mux2to1.sim.rdb
VHDL\mux2to1\db\mux2to1.sim.vwf
VHDL\mux2to1\db\mux2to1.sld_design_entry.sci
VHDL\mux2to1\db\mux2to1.sld_design_entry_dsc.sci
VHDL\mux2to1\db\mux2to1.syn_hier_info
VHDL\mux2to1\db\mux2to1.tan.qmsg
VHDL\mux2to1\db\wed.zsf
VHDL\mux2to1\db
VHDL\mux2to1\mux2to1.asm.rpt
VHDL\mux2to1\mux2to1.bsf
VHDL\mux2to1\mux2to1.done
VHDL\mux2to1\mux2to1.fit.rpt
VHDL\mux2to1\mux2to1.fit.smsg
VHDL\mux2to1\mux2to1.fit.summary
VHDL\mux2to1\mux2to1.flow.rpt
VHDL\mux2to1\mux2to1.map.rpt
VHDL\mux2to1\mux2to1.map.summary
VHDL\mux2to1\mux2to1.pin
VHDL\mux2to1\mux2to1.pof
VHDL\mux2to1\mux2to1.qpf
VHDL\mux2to1\mux2to1.qsf
VHDL\mux2to1\mux2to1.qws
VHDL\mux2to1\mux2to1.sim.rpt
VHDL\mux2to1\mux2to1.sof
VHDL\mux2to1\mux2to1.tan.rpt
VHDL\mux2to1\mux2to1.tan.summary
VHDL\mux2to1\mux2to1.vhd
VHDL\mux2to1\mux2to1.vwf
VHDL\mux2to1
VHDL
Related instructions
We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
Please use Winrar for decompression tools
If download fail, Try it againg or Feedback to us.
If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
Before downloading, you can inquire through the uploaded person information
Comment
All comment
Nothing．
Post Comment
*Quick comment	Recommend Not bad Password Unclear description Not source Lost files Unable to decompress Bad
*Content ：
*Captcha :