Introduction - If you have any usage issues, please Google them yourself
Packet : Circuits.zip filelist
Building_Larger_Circuits/
Building_Larger_Circuits/review2015_count1k.v
Building_Larger_Circuits/review2015_fancytimer.v
Building_Larger_Circuits/review2015_fsm.v
Building_Larger_Circuits/review2015_fsmonehot.v
Building_Larger_Circuits/review2015_fsmseq.v
Building_Larger_Circuits/review2015_fsmshift.v
Building_Larger_Circuits/review2015_shiftcount.v
Combinational_logic/
Combinational_logic/Arithmetic_Circuits/
Combinational_logic/Arithmetic_Circuits/adder100.v
Combinational_logic/Arithmetic_Circuits/Adder3.v
Combinational_logic/Arithmetic_Circuits/Bcdadd4.v
Combinational_logic/Arithmetic_Circuits/ece241_2014_q1c.v
Combinational_logic/Arithmetic_Circuits/Fadd.v
Combinational_logic/Arithmetic_Circuits/Hadd.v
Combinational_logic/Arithmetic_Circuits/m2014_q4j.v
Combinational_logic/Basic_Gates/
Combinational_logic/Basic_Gates/7420_chip.v
Combinational_logic/Basic_Gates/Gatesv100.v
Combinational_logic/Basic_Gates/Gatrsv.v
Combinational_logic/Basic_Gates/Mt2014_q4.v
Combinational_logic/Basic_Gates/Mt2015_eq2.v
Combinational_logic/Basic_Gates/Popcount3.v
Combinational_logic/Basic_Gates/Ringer.v
Combinational_logic/Basic_Gates/Thermostat.v
Combinational_logic/Basic_Gates/truth_table_1.v
Combinational_logic/Karnaugh_map_to_circuit/
Combinational_logic/Karnaugh_map_to_circuit/2012_q1g.v
Combinational_logic/Karnaugh_map_to_circuit/2_variable.v
Combinational_logic/Karnaugh_map_to_circuit/4_variable_1.v
Combinational_logic/Karnaugh_map_to_circuit/4_variable_2.v
Combinational_logic/Karnaugh_map_to_circuit/4_variable_3.v
Combinational_logic/Karnaugh_map_to_circuit/ece241_2013_q2.v
Combinational_logic/Karnaugh_map_to_circuit/ece241_2014_q3.v
Combinational_logic/Karnaugh_map_to_circuit/m2014_q3.v
Combinational_logic/Multiplexers/
Combinational_logic/Multiplexers/Mux256to1.v
Combinational_logic/Multiplexers/Mux256to1v.v
Combinational_logic/Multiplexers/Mux2to1.v
Combinational_logic/Multiplexers/Mux9to1v.v
Sequential_Logic/
Sequential_Logic/Counters/
Sequential_Logic/Counters/Count10.v
Sequential_Logic/Counters/Count15.v
Sequential_Logic/Counters/Count1to10.v
Sequential_Logic/Counters/Count_clock.v
Sequential_Logic/Counters/Countbcd.v
Sequential_Logic/Counters/Countslow.v
Sequential_Logic/Counters/ece241_2014_q7a.v
Sequential_Logic/Counters/ece241_2014_q7b.v
Sequential_Logic/Finite_state_machines/
Sequential_Logic/Finite_state_machines/2012_q2b.v
Sequential_Logic/Finite_state_machines/2012_q2fsm.v
Sequential_Logic/Finite_state_machines/2013_q2afsm.v
Sequential_Logic/Finite_state_machines/2014_q3bfsm.v
Sequential_Logic/Finite_state_machines/2014_q3c.v
Sequential_Logic/Finite_state_machines/2014_q3fsm.v
Sequential_Logic/Finite_state_machines/ece241_2013_q4.v
Sequential_Logic/Finite_state_machines/ece241_2013_q4_answer.v
Sequential_Logic/Finite_state_machines/ece241_2013_q8.png
Sequential_Logic/Finite_state_machines/ece241_2013_q8.v
Sequential_Logic/Finite_state_machines/ece241_2014_q4b.v
Sequential_Logic/Finite_state_machines/ece241_2014_q5a.png
Sequential_Logic/Finite_state_machines/ece241_2014_q5a.v
Sequential_Logic/Finite_state_machines/fsm1.v
Sequential_Logic/Finite_state_machines/fsm1s.v
Sequential_Logic/Finite_state_machines/fsm2.v
Sequential_Logic/Finite_state_machines/Fsm2s.v
Sequential_Logic/Finite_state_machines/fsm3.v
Sequential_Logic/Finite_state_machines/fsm3comb.v
Sequential_Logic/Finite_state_machines/Fsm3onehot.v
Sequential_Logic/Finite_state_machines/Fsm3s.v
Sequential_Logic/Finite_state_machines/fsm_hdlc.png
Sequential_Logic/Finite_state_machines/fsm_hdlc.v
Sequential_Logic/Finite_state_machines/fsm_onehot.v
Sequential_Logic/Finite_state_machines/fsm_ps2.v
Sequential_Logic/Finite_state_machines/fsm_ps2data.v
Sequential_Logic/Finite_state_machines/fsm_serial.v
Sequential_Logic/Finite_state_machines/fsm_serialdata.v
Sequential_Logic/Finite_state_machines/fsm_serialdp.v
Sequential_Logic/Finite_state_machines/lemmings1.v
Sequential_Logic/Finite_state_machines/Lemmings2.v
Sequential_Logic/Finite_state_machines/Lemmings3.v
Sequential_Logic/Finite_state_machines/Lemmings4.v
Sequential_Logic/Finite_state_machines/m2014_q6.v
Sequential_Logic/Finite_state_machines/m2014_q6b.v
Sequential_Logic/Finite_state_machines/m2014_q6c.v
Sequential_Logic/Finite_state_machines/review2015_fancytimer.png
Sequential_Logic/Latches_and_flip_flops/
Sequential_Logic/Latches_and_flip_flops/2014_q4a.v
Sequential_Logic/Latches_and_flip_flops/D_flip_flop.v
Sequential_Logic/Latches_and_flip_flops/dauledge.v
Sequential_Logic/Latches_and_flip_flops/Dff16e.v
Sequential_Logic/Latches_and_flip_flops/Dff8.v
Sequential_Logic/Latches_and_flip_flops/Dff8ar.v
Sequential_Logic/Latches_and_flip_flops/dff8r.v
Sequential_Logic/Latches_and_flip_flops/dffp.v
Sequential_Logic/Latches_and_flip_flops/ece241_2013_q7.v
Sequential_Logic/Latches_and_flip_flops/ece241_2014_q4.v
Sequential_Logic/Latches_and_flip_flops/Edgecapture.v
Sequential_Logic/Latches_and_flip_flops/Edgedetect.v
Sequential_Logic/Latches_and_flip_flops/Edgedetect2.v
Sequential_Logic/Latches_and_flip_flops/m2014_q4a.v
Sequential_Logic/Latches_and_flip_flops/m2014_q4b.v
Sequential_Logic/Latches_and_flip_flops/m2014_q4c